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Abstract 
A mask set has b·een designed for the study of 
polysilicon thin film transistors which provides 
• 
• maximum 
flexibility by including a variety of structures that allow 
process characterization, device characterization and 
circuit performance evaluation. The ab i 1 i ty to f abr ica te 
metal gate as well as polysilicon self-aligned gate 
transistors was provided for and extra mask levels were 
added to allow CMOS compatibility. Additional structures 
included enable the ' fabrication of digi tali"" logic, a 
differential amplifier and a novel circuit for threshold 
voltage determination. 
To demonstrate the capabilities of the mask set, 
devices were fabricated in a thin f i 1 m o f po 1 y c r y·s ta 11 in e 
silicon. Device characteristics obtained are comparable to 
tho s e rep o r t e d in the 1 i t e r a tu re w i th th r e sh o 1 d v o 1 t age ,s o f 
10.SV and mobilities of 2.4 cm2/V•s. 
I 
':a. Inverter characteristics were obtained for the metal 
gate process and compared to SPICE simulations. 
Simulations using extracted parameters did not agree with 
measured results. To obtain better agreement, a- novel 
threshold voltage circuit was used to extract in circuit 
values of an "effective 
•' 
.. , 
1 
threshold voltage" 
., 
' 
and 
.. 
'., 
an 
., 
' ' f 
-
"effective beta' ratio" for eac~ inverter. Using these 
\ 
' \ 
\ 
values \ obtained as SPICE parameters, go o~f· agreement was 
·, 
with measured results. 
Finally, SPIGE simulations were performed using 
extracted parameters to determine the dynamic performance 
of these devices. Minimum NMOS ... inverter delay's were 
calculated to be 0.4µs. The bandwidth of the differential 
amplifier was simulated to be 2 MHz with a gain of 13 dB. 
.. 
2 
,. 
'·i ,, 
,. 
" 
i ·, .. 
,· 
Ch.rpter l :~ Introduction 
1.1 Polysilicon Thin Film Transistors: 
Their Applications and Importance 
Presently, the primary application for polysilicon thin 
film transistors is in the area of active matrix flat panel• 
displays . [l-6]. An active matrix display consists of an 
array of transistors connected in a gridlike fashion on a 
glass substrate. Each of these transistors drives a 
capacitor whose dielectric is a liquid crystal. When the 
capacitor is charged, the dielectric inside either allows 
light to pass or blackens out the display at that point. 
Each of these capacitors is a pixel on the display. 
r,. 
\ 
In the 
r j 
active matrix, all transistor gates in a given row are'-' 
connected while all sources in a given column are 
connected. Figure 1-1 shows this schematically. A row of 
pixels may be written by raising the appropriate row line 
and setting the column lines to desired voltage levels. By 
sequentially writing each of the rows, a picture can be 
formed on the screen. 
One of the main obstacles yet to be overcome for this 
technology to come of age is the development of adequate 
thin film transistors to drive the pixels. 
' 
Specifically, 
materials with fabrication properties suitable for this 
3 
,/ 
- .. 
. i., 
I 
,, 
., 
materials with fabrication properties suitable for this 
applicatioµ that give good device characteristics need be 
developed. For display applications, a material first 
has to have the ability to be 
Rcu 
Lirws 
Figure 1-1: Schematic diagram of an active matrix display. 
deposited over large areas and then patterned. In other 
words, there must exist a. way to fabricate the active 
matrix on a large glass substrate. The devices made in the 
material must have low leakage currents to enable the 
storage of charge on a pixel for long periods of time, 
while exhibiting large drive currents for rapid updating of 
that pixel. 
current ratio. 
This leads to a high switching or on/off 
Finally, both the material deposition and 
TFT fabrication must occur at temperatures low enough to 
4 
'r 
• 
prevent warpage of the glass substrate. Standard display 
substrates are able to withstand processing temperatures up 
to - 450°C. Commercial substrates are available which are 
unaffected by processing temperatures up to -600°C, but 
they are more expensive. Novel glass materials have also 
·/ been developed to withstand 800°C [4], but they are not yet 
commercially available. 
It would also be desirable to incorporate logic and 
drive circuitry onto the display. The result would be a 
decrease in external logic and fewer interconnections to 
the display. This would reduce the cost of active matrix 
display technology and at the same time increase 
performance and reliability. However, the speed 
requirements for devices in logic circuitry is much higher 
than that for pixel drivers. Th,,i,:s translates into a need 
for higher mobilities in materials developed. 
The first TFT's were reported by Weimer [l] in 1962 and 
were made of Cadmium Selenide (CdSe), a II-VI compound 
semiconductor. CdSe is an excellent candidate for active 
matrix display' s due to its low deposition - temperature. 
Devices fabricated in 
mobility (-100 cm2/V·s). 
it also exhibit high electron 
Drive circuitry can therefore be 
incorporated onto the display. Using this technology, many 
thin film flat panel display's were reported in the mid 
5 
' .. 
"l .. 
,. 
material problems with CdSe. The lack of· a suitabl:e 
insulator .to be used as a· gate dielectric led to devices 
which were both unreproducable and unstable. This factor 
(p. 
is thought to be responsible for the near demise of CdSe 
thin film display's [2]. 
The next material to be extensively studied for active 
matrix display's was hydrogenated amorphous silicon (a-
Si : H) . This meets the process requirements since it can be 
deposited at temperatures around 200 -300 °c. MOSFET's 
fabricated in a-Si:H also show workable device 
characteristics with very low leakage current, but only 
marginal drive capability. Working display' s have been 
reported with satisfactory results [5]-[6]. However, the 
problem with a-Si:H devices is that they are limited by 
very low carrier mobilities (0.3 - 0.5 cm2/V·s). This 
prevents them from being operated at high speeds and 
therefore limits the amount of logic that can be 
incorporated onto the display. Therefore a-Si:H • 1S a 
suitable material for the active matrix, but it's use is 
limited if drive circuitry on the display is desired. 
Laser recrystalllzation of amorphous or fine gra~n 
polycrystalline silicon has also been tried with excell~nt 
results [ 7]. For this technology, a laser is used to melt 
the silicon which, when cooled, forms polysilicon having 
1 ' 
6 
'I ' 
very large grain size. The mobility of the material now 
increases to near that of single~ crystal silicon. If care 
is taken to cool the substrate, allowing the laser to 
selectively heat the silicon film only, quality devices may 
~' 
be obtained without excessive heating of the glass. 
However, laser recrystallization is thought to be too 
expensive and complex for commercial applications. 
Thin film devices have also been fabricated in as 
deposited polycrystalline silicon films. Originally, these 
device;, exhibited high threshold voltages (-10-15 V) and 
mobilities not much better than amorphous silicon (1-3 
cm2;v s). These problems were remedied when the 
polysilicon films were hydrogenated either in a plasma of 
hydrogen or by H+ implantation. After hydrogenation, 
polysilicon TFT's have been reported with mobilities as 
high as 70cm2;v s and threshold voltages around 0-SV [8]-
[ 10] . A problem with polysilicon TFT's is that the 
deposition temperature of polycrystalline silicon (- 625°C) 
is higher than that of a-Si:H. Therefore, this process may 
require a more expensive commercial glass substrate. 
However, promising results have recently been reported 
demonstrating quality polysilicon films obtained at lower 
temperatures [11,12]. MOSFET's fabricated in these films 
have characteristics similar to those previously reported 
7 
t' 
j 
• I 
,, 
[4,8,10]. With these new advancements in technology, 
polysilicon seems to be .a prime candidate for future active 
matrix display's. 
Recent studies have shown that polysilicon TFT's can 
also be used as active loads for a 3-dimensional stacked 
CMOS process (13]-[14]. For this process, the PMOS 
transistor is actually made on a deposited layer of 
polysilicon above the single crystal substrate. A low 
temperature process is needed in this technology to prevent 
alteration of the impurity profiles in the substrate. 
Polysilicon TFT's have also been reported to be used in 
sensors [ 15 ] . Therefore, active matrix flat panel 
display's are not the only application for these devices. 
The polysilicon TFT is just coming of age. Recent 
advances in technology have made them excellent candidates 
for flat panel active matrix display applications. At the 
same time, it is predicted that the flat panel display 
industry will grow 2001 annually and may eventually make 
the CRT obsolete [ 2 ] . Novel applications of these 
transistors are also being explored and show a lot of 
potential for the future. Tbis is the motivation behind 
studying polycrystalline silicon thin film transistors. 
8 
' . 
' 
1.2 Polysilicon Thin Film Transistor Structures 
There are a number of possible process sequences that 
can be used to fabricate polysilicon thin film transistors. 
All of these processes, however, have certain 
similarities. First of all, the devices are built • 1n 
islands of material on top of an insulating layer. This 
.( 
insulating layer provides isolation between the devices and 
prevents contamination from 
applications, 
substrate. 
the 
For 
insulator 
laboratory 
generally produced by • growing 
the substrate. In real 
• 1S deposited on the glass 
research, this layer • lS 
a thick oxide on top of a 
silicon wafer. The silicon wafer provides a suitable 
substrate for the devices to be built on, but • lS 
inactive for most structures. After the 
layer • 1S grown the polysilicon must be 
electrically 
insulating 
deposited. Although this is not necessarily the next step, 
it • is common to al 1 processes . Once deposited, the film 
must be patterned into 'islands' for the devices to be 
fabricated • i n . This step • 1S identical to active • region 
definition in a normal silicon process. Another similarity 
is that contact must be made to the source and drain. This 
requires an insulating layer to be deposited and contact 
windows to be opened. Finally, metal deposition and 
patterning is also common to all TFT technologies. 
The main differences between ,processes lie in how the 
9 
\) 
gate is constructed.· This includes what material is used 
,. as the insulator, what material the gate · is made out of 
and, finally, whether the gate resides on top of or below 
the film. A few of the more common processes will now be 
covered. 
In the simplest form, the silicon wafer can be used as 
·the gate. For this process the insulating oxide is 
actually the gate dielectric. The polysilicon film is 
deposited on top of the gate dielectric and patterned. An 
example of this type of structure is given in Figure 1-2. 
Figure 1-2: A thin film transistor with the wafer as a 
gate. 
This structure has the benefit of being easy to 
fabricate and test. The problem is that the gates of all 
10 
devices on a given wafer are inherently .connected. 
Therefore, only individual devices can be tested. 
Another structure that is almost as easy to fabricate 
yet does not have this limitation is a top gated metal gate 
structure. After the polysilicon is patterned and the 
source and drain are doped, the gate dielectric is grown or 
deposited over the entire wafer. The metal is then used to 
form the gate material over the channel. 
structure can be seen in Figure 1-3. 
The resulting 
Figure 1-3: Metal Gate Top Gated Thin Film Transistor 
Structure 
A problem with this structure is that the metal must 
overlap the channel region in order to compensate for 
alignment errors in processing. This causes excess gate 
capacitance and slows down logic circuitry made with this 
type of process. Its ease of fabrication is a benefit, 
11 
C 
though, 
studying 
and therefore the structure 
static device c~racteristics. 
lends itself to 
To solve the problem of excess gate capacitance, a 
self-aligned gate structure is used. For this structure, 
the gate dielectric is deposited prior to doping the source 
and drain. A layer of polysilicon is deposited on top and 
the channel region is defined in the polysilicon and gate 
dielectric. This is then used to mask out the channel 
region while the source and drain are being doped. The 
source and drain are therefore "self-aligned" to the gate 
and the capacitance from gate to source/drain is minimized. 
A structure of this type is shown in Figure 1-4. 
The drawback to this type of structure is that it adds 
extra processing complexity. Because the gate capacitance 
is minimized, though, logic circuits made with these 
transistors operate at higher speeds. Therefore, if the 
sole desire is to characterize transistors made from a 
given material, the 
unnecessary. However, 
extra processing 
if it is the 
complexity 
desire of 
is 
the 
researcher to build logic gates and test circuit speed, the 
extra complexity is minimal compared to the relative gains. 
·, 
12 
· .. 
I • • • . . . 
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. . . . . 
I ' I I I I I 'I f I , 
' ' . . . ' . . . . . 
Figure 1-4: A Polysilicon Self-Aligned Gate Thin Film 
Transistor 
l I ··, 
'1 S tr u c tu res have a 1 so been de vi s e d in which the I g at~ 
resides below the film. An example of this type of 
structure is the inverted staggered gate structure shown in 
Figure 1-5. 
l 
Figure 1-5: Inverted Staggered Gate Thin Film Transistor 
13 
For this process the gate material, usually 
refractory metal, is deposited and patterned before the 
deposition of the semiconducting material. Similar to the 
metal gate process, this requires excess gate overlap of 
the channel region to account for misalignment during 
fabrication. The advantage of this type of structure is 
that the channel region is sealed from the backlighting 
used to illuminate the display. With a material such as a-
Si:H which is hi_ghly photoconductive, the backlighting can 
affect device characteristics. Therefore, this structure 
can be highly beneficial when using photoconductive 
materials but adds extra processing complexity and limits 
circuit speed. 
( 
14 
. · .. f . 
Chapter 2 : Mask Set Design 
2.1 Process Sequence and Mask Layers 
The mask was designed with two possible processes in 
mind, a metal gate process and a polysilicon self-aligned 
gate process. This seemed to be the best • compromise 
between processing ease and the ability to obtain the best 
possible results for circuit applications. This is not to 
say these are the only processes the mask set is able to 
fabricate, but they are what it is designed around. 
; 
To provide the ability to fabricate both types of 
structures, no extra mask levels were needed since each 
structure requires only four lithographic steps. The first 
of the mask defines the active regions, or islands, 
polysilicon film. The channel region is then defined using 
the second mask. The third defines the contact windows for 
the source and drain as well as providing for a metal 
contact to the polysilicon gate. Finally, the fourth mask 
level is used to pattern the metal. Figures 2-1 and 2-2 
show the complete process sequence for both metal gate and 
polysilicon self-aligned gate structures and demonstrate 
the function of each mask level. 
15 
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. .. . ' . .. . ' . ' . . 
. . . .. . . . . . . . .. 
. . ' . . .. 
I o 'I .. t, 0 • 0 • • • I O 
• 0 • 0 O , O O I I • I 
> O • 0 • t. 
1> ISOLATION DIELECTRIC DEPOSITION/GROWTH 
2> LPCVD DEPOSITION OF POLYSILICON 
3> DEFINE ISLANDS USING MASK •1 
4> DEFINE CHANNEL REGION IN PHOTORESIST 
USING MASK •2 
5> DOPE SOURCE AND DRAIN 
7> CONTACT WINDOW DEFINITION USING MASK •3 
·.:· .. :· .. :·-.:· .. :· .. :· .. :· .. :· .. :· .. :· .. :·-.:· .. :· .. :· .. :··.:· .. :· .. :· .. :·-.:·-.:· .. :·-.:··.:·.:· . .'··.'··.·· .. ·· .. ··. 8) METAL EVAPORATION OR SPUTTER DEPOSITION 
. . ' . . . . . . . . 
. . . . . . . . . . . . 
. . . . . . . 
. . . . . . . . . . . .. 
. . .. . . . . . . . 
. . . .. .. . . . . . . 
• • • "• • •' • • • • • • • ' • • • •' 
• • • I•'••••••• I••• o Io• 0 •••II•••'•• o I• o •••••I• • 0 •Io o I•• o • o
 ••I• o "o o I I I .. 0 I 0, 0 o o o Io I• I I• I• o I I•'• I••• 0 I• o I• o 
9> METAL DEFINITION USING MASK #4 
Figure 2-1: Metal Gate Process Sequence 
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• • I • • t t • • I I t " I I ' I I .. t I • • I • • I I • o t . . . . . . . .. . . . . . . . . . . . . . . . . .. . . . . . . . .. . . . . . . . . . .. . . . .. . . .. . . . . . . .. .. . .. . . .. . . . . . . . .. . .. . .. . . . . . . . .. . . . . . . . . 
• • .. • • • • • • • It • • • • • • .. • • • • • • • ' • • • • • ••. •.• . ..• ..••.•• ,.,1, 
.. .. . . . 
. . . 
. . . . .. 
.. . . . . . . . . . . . . . .. . 
............ ·. ·. . . . . . · .. · .. ·. · ...... _..· 
l> ISOLATION DIELECTRIC DEPOSITION/GROWTH 
2> LPCVD DEPOSITION OF POLYSILICON 
3> DEFINE ISLANDS USING MASK •1 
4> GATE DIELECTRIC GROWTH/DEPOSITION 
5> LPCVD DEPOSITION OF GATE POLYSILICON 
6> GATE REGION DEFINITION USING MASK #2 
7> DOPE SOURCE AND DRAIN 
~. ··. ·.. 
· .. · .. · .. ··. l!HDl 
~·. · .. ·.. .:·.:·.:· .. -.i:m 8 > FIELD DIELECTRIC DEPOSITION/GROWTH . . . . . . . . . . . .. . . . .. . . . . . . . . .. . . . . . . . . .. . . . .. .. . . . . . . . . . .. . . . . . .. . . . . . . I fl t, .. o, • I • • I o • I • • • • I • • • • • • • I I • • • • . .. . . . . . . . . . . . . .. .. .. . . . . . . .. . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . 
• • • • • • o " I • • • • • 0 • • • o O • • • I .. • I, • o, • 
• o, • • • • .. I • • • • • • • " • • • • • • • • • • • .. • I I . .. . .. .. .. . .. .. . . . .. .. . . .. . . . . .. .. . . . . . . . . .. .. . . . .. . . .. .. .. . . .. .. .. . . . . . . . . ... .. . . . . . .. .. . .. .. . . .. . . . .. . . . . ... . . . . . . .. . . . . . . . . 
9> CONTACT WINDOW DEFINITION USING MASK #3 
10> METAL EVAPORATION OR SPUTTER DEPOSITION 
11> METAL DEFINITION USING MASK •4 
• 
Figure 2-2: Polysilicon Self Aligned Gate Process Sequence 
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Although these structures are compatible in the number 
of mask levels needed, this is not to say that one can be 
made • using the others mask set. 
Individual devices for 
each technology had to be included on the mask. Therefore, 
certain portions · of the mask are devoted entirely to a 
metal gate -process while others are devoted 
to a 
polysilicon gate sequence. 
2.2 CMOS Process Compatibility 
As of yet, there have been no results reported on a 
CMOS process for polysilicon TFT's. It 
has been 
demonstrated, though, that the threshold voltages of both 
n- and p-channel TFT' s can be tailored to obtain desired 
1 eve 1 s [ 10] . This suggests that the development of a CMOS 
process for polysilicon TFT's is feasible. This would be a 
significant technical advancement by allowing for the 
incorporation of low power logic devices onto a display. 
It would also aid in the development of a true 
3 -
dimensional circuit for VLSI applications. For this reason 
we have included two extra mask· levels to allow a CMOS 
process to be investigated. 
The CMOS process would use a sequence identical to the 
polysilicon gate process except when the source and drain 
are being doped. At this point, all· PMOS transistors are 
18 
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masked out while NMOS transistors are being doped and visa 
versa. Therefore, only two extra mask levels are needed, 
one to mask the NMOS transistors and one to mask the PMOS 
transistors. These masks could also be used for threshold 
adjust implants if that were deemed necessary. 
2.3 Pad Layout for Automatic Probe Station 
The Sherman Fairchild M~croelectronic Laboratory has an 
automatic probing station which requires probe pads on the 
wafer to be layed out in a specified format. This probe 
station enables automatic x-y movement of a probe set to 
step from die to die on the wafer. Because of the obvious 
advantages this provides in gathering data, a format 
compatible with this probe station was used in designing 
the probe pad layout. The format used is specified below. 
Pad Dimensions : 100 µm x 100 µm 
Pad Spacing 
Pad Grid 
• 
• 150 µm center to center 
: 5 X 2 
An example of this setup can be seen in Figures 2-14. 
The a c tu a 1 p r ob e c a rd ha s p rob e s p a c i n gs o f 1 6 0 µ rn ·. 
Although the above spacings work well, future mask sets 
should use the card spacings. 
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2.4 Mask Design and Test Structures 
The goal of the . mask design was to provide maximum 
flexibility by including a variety of structures that allow 
process characterization, device characterization and 
circuit performance evaluation. Each of the structures and 
their application will now be discussed. 
2.4.1 Material/Process Test Structures 
The mask includes patterns that are used to test 
parameters related to the fabrication pr.~~ss and materials 
,,\ 
used. Specifically, structures are included to test sheet 
resistance, contact resistance and capacitance. From these 
structures, information about doping levels, film thickness 
and dielectric quality can be extracted. 
2.4.1.1 Sheet Resistance Test structures 
Two separate structures were provided to extract sheet 
resistance with each repeated in the channel material as 
well as the source and drain material. For most 
polysilicon TFT technologies reported, the channel region 
is either lightly doped or undoped. The sheet resistance 
of this material will be very high and difficult to 
measure. However, these structures were included in the 
20 
/ 
, 
channel material to provide the flexibility to investigate 
processes in which the channel is more heavily doped 
The first test structure is based on a four point probe 
,, 
method and is shown in Figure 2-3. To extract sheet 
resistance, a current is injected through the end contacts 
while the voltage between the middle contacts is monitored. 
An 1-V plot can be made with the reciprocal slope giving 
the resistance between the two middle contacts. The width 
of the material between the measuring contacts is 40µm 
while the distance between them is 120µm. This resistor 
consists of 3 squares of material. The sheet resistance is 
therefore given by the resistance measured divided by 
three. 
Theoretically, this structure gives true sheet 
resistance if two assumptions can be 
, 
made. First, the· 
resistance of the meter measuring the voltage must be much 
greater than the resistance being measured. This allows 
the assumption that the current drawn by the meter is 
negligible. Secondly, it must be assumed that contours of 
equipotential are perpendicular to the current flow in the 
resistor. This validates the calculation of the number of 
squares in the resistor. I " 
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Figure 2-3: "Four Point Probe" Sheet Resistance Test 
Structure 
The second structure included for sheet resistance 
measurements • 1S 
resistor shown • 1n 
source from I to 
between II and IV, 
as [ 1 6 ] 
the orthogonal pinwheel van der Pauw 
Figure 2-4. By connecting a current 
III 
the 
and • measuring the voltage induced 
sheet resistance has been calculated 
,· 
Rs== (,r/ln(2)) • V/I 
Alternately, an I-V plot can be made where the slope can be 
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used to 
Figure 
2 • 4 • l • 2 
determine Rs as 
Rs 
-
1r/[ln(2) • (6I/6V)] 
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2 - 4 • • Orthogonal Pinwheel van der Pauw 
Contact Resistance Test Structures 
Three structures have been included to 
• 
Resistor 
test contact 
• resistance • The intended use of these str,uctures is the 
determination of the source and drain contact resistance on 
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devices being tested. They may also 'be used to determine 
if contact problems exist and'troubleshoot them if they do. 
However, these structures may not be suitable for specific 
contact resistivity studies since the number and variation 
in size of the contacts provided is not optimized. 
The simplest contact resistance test s~ructure consists 
~ 
of a rect~ngle of material with contacts placed at various 
lengths along it. This is shown in Figure 2-5. The 
resistance between any two contacts can be written as: 
R - Rs (L/W) + 2 Re 
with Rs being the sheet resistivity in ohms/square (0/0) 
and Re • lS the contact resistance 
resistance • lS measured for two 
in ohms. 
different 
If 
lengths 
the 
of 
material, Re can be directly calculated from this equation. 
This is very sensitive to experimental error, though, 
especially when the contact resistance is much less than 
the resistance being measured. A better way is to measure 
the resistance for a number of lengths, L, and plot 
resistance versus • resistor length. From the above 
equation, it is easy to see that the y-intercept of a 
linear fit of this data gives 2Rc. For the structure given 
in Figure 2-5, the contact dimensions are lOµm x SOµm. 
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The second contact resistance test structure 1s a 
c r o s s b r i d·g e Ke 1 v 1 n re s is tor proposed by S . Cohen e t a 1 . 
[ 1 7 ] I The layout for this is shown in F1gure 2-6. Contact 
resistance is measured in a manner similar to the four 
point probe method. 
terminals I and II. 
A current source is connected across 
.'--' 
~ 
The voltage across the {~\act is 
monitored from terminals III and IV.~ The reciprocal slope 
of an I-V plot now gives the contact resistance. For the 
structure shown in Figure 
25µm x 25µm . 
.. 
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Figure 2-5: Multi-tapped Resistor For Contact Resistance 
Determination 
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Kelvin Resistor 
al • for Contact 
proposed by 
Resistance 
A problem with this structure is that the specific 
contact resistance cannot be extracted due to nonuniform 
current distribution across the contact [ 18] • An alternate 
structure has been proposed by Proctor and Linholm [ 19] to 
ensure uni for.~ current distribution so that specific 
contact resistance can be extracted • This structure is 
shown in Figure 2 -7 • Contact resistance is determined in a 
manner identical to the previous structure except that 
current is drawn from terminals I and III with voltage 
;, 
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I 
measured from terminals II and IV • Again 
' 
the contact 
dimensions 
Figure 2 - 7 • • 
for this layout are 25µm X 25µm • 
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Cross Bridge Kelvin Resistor Proposed by 
Proctor and Linholm for Contact Resistance 
Measurements 
2 • 4 • l • 3 Capacitance Test Structures 
Capacitors have been included on the mask to enable the 
determination of oxide characteristics (thickness , quality , 
interface characteristics) for both the gate region and 
source and drain regions • Problems are foreseen in 
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I. 
me as u r in g the g a t e c a p .a c i tan c e f o r s om e p o 1 y s i 1 i c on T FT 
processes. Many of these processes use undoped polysilicon 
in the channel region. The high resistance of this 
material may prevent access to the region under the gate. 
Separate structures were incorporated to measure gate 
capacitance for the poly self-aligned gate process and the 
metal gate proc~ss. This is required because different 
mask levels define the capacitor size for each process. In 
the poly self-aligned process, the channel definition mask 
defines the capacitor • size. Alternately, for the metal 
gate process the metal mask defines the ;-~ . capacitor • size 
while the channel definition mask must be larger than this 
area to prevent the area under the gate from being doped. 
Therefore, to create similarly sized • capacitors for each 
technology, separate layouts had to be incorporated . 
A third type of capacitor is included to measure the 
metal capacitance to the source and drain • regions. The 
"field" oxide characteristics can be extracted from these 
measurements. For the metal gate process, this oxide • is 
grown at the same time as the gate oxide. Any differences 
in capacitance can therefore be attributed to a variation 
in growth rates over differently doped materials. If the 
0 
gate dielectric is deposited, this capacitance should be 
28 
,, 
identical to the gate capacitance. 
For each type of capacitor two sizes are included, a 
SOOµm X SOOµm and a 250µm X 250µm capacitor. A sample 
layout of a 250µm x 250µm capacitor is shown in Figure 2-8. 
The probe pad shown contacts the substrate while 
' plate provides a large area to be probed directly. 
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Figure 2-8: A Capacitor Layout for Doped Source/Drain 
Regions. 
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I 
I 2.4.2 Active Device Structures 
I 2.4.2.l Metal Oxide Semiconductor FET's 
The ultimate goal of this mask design is to enable thin 
film Metal Oxide Semiconductor Field Effect Transistors 
(MOSFET's) to be studied and characterized. MOSFET layouts 
are therefore included on the mask with a variety of gate 
lengths and various transistor widths for each length. The 
gate lengths are 1 imi ted to three: 5, 10, and 20 µm. For 
each gate length, three widths are included; 20, 50 and 100 
', :,,J '\ 
' ! 
µm. This provides length to width ratios ranging from 
(W/L)-1 to (W/L)-20. 
For ease of testing, the transistors are grouped into a 
3x3 array with the columns representing fixed gate widths 
and the rows being fixed gate lengths. This array is shown 
in Figure 2-9 for a polysilicon gate process. The sources 
of all transistors in a given row are connected together 
and routed to the same probing pad. This makes switching 
from one transistor to another easy since only the drain 
and source contacts need to be moved. The probe pads for 
each row are set up to be used with the auto probing 
station in Sherman Fairchild Laboratory. 
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• 
Transistors 
• 
Individual transistors are also 
/ 
included for both 
,, 
technologies. This was done to enable transistors of both 
types to be included on a CMOS run without having to repeat 
the large transistor array previously described. Six 
individual transistors of each technology are included~ 
Three of eeach are covered by the. PMOS mask and three by the 
NMOS mask. In these groups of three, the widths and 
lengths are identical and given by a) W==20 L=-= 2 0 , b)W==S 
L=-50, and c) W-10 L=-50. This provides values of (W/L) .rP 
ratios equal to 1, 5, and 10. Individual transistors for 
each technology are shown in Figure 2-10. 
2.4.2.2 ''Field Effect Resistivity" Structure 
The "Field Effect Resistivity" structure is basically 
an orthogonal pinwheel van der Pauw resistor with a gate on 
top as show in Figure 2-11. The idea behind it is that 
resistivity measurements can be taken while a voltage • 1S 
applied to the gate, inducing charge • carriers at the 
surface of the resistor. By varying the gate I vo 1 tage and 
measuring resistivity, insight into carrier generation and 
mobility in the · channel of polysilicon TFT's may be 
provided. 
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Layouts 
Figure 2-11: A "van der Pauw Transistor" 
2.4.2.3 Diodes 
Diodes have been included on the mask to allow p-n 
junctions • 1. n polysilicon to be studied. Two types of 
diodes have been layed out. The first uses the PMOS and 
NMOS masks envisioned for the CMOS process to mask each 
side of the diode while the opposite is being doped. This 
allows diodes with arbitrary do.pings to be made. The 
34 
second type of diode will result from the metal gate 
process sequence. The p-n junction resulting from channel 
to source/drain can be studied using this structure. If an 
undoped channel process is used, diode characteristics may 
not be exhibited by this structure. 
Five diodes are included in a 5x2 autoprobe array for 
both diode types with widths of 10, 20, 50, 100, and 200 
µm. A separate large SOOµm diode is also included for each 
technology. Figure 2-12 shows a CMOS process SOOµm diode 
while a metal gate process diode array can be seen 
Figure 2-13. 
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2 . 14. 3 Circuit Performance Test Structures 
To gather information about the characteristics of 
these devices in real applications, various circuits have 
been included on the mask. F o r ·s ta t i c ch a r a c t e r i z a t i o n , 
some simple logic circuits are included. To determine the 
operating speed of these devices in digital circuits, three 
ring oscillators have been layed out. For 
applications, a differential amplifier is included. 
analog 
Also 
incorporated in the mask is a novel circuit for threshold 
voltage determination. These circuits are described below. 
2.4.3.1 Simple Logic Circuits 
For each technology, an array of NMOS inverters has 
been included. Each array consists of four inverters with 
various beta ratios ranging from 5 to 50. The exact width 
and length of "fhe driver and 
inverter are giv~ in Tab1e·2-1. 
load transistors for each 
Beta Ratio 
5 
10 
20 
50 
w Driver 
lOOµm 
lOOµm 
200µm 
200µm 
L Driver 
lOµm 
lOµm 
lOµm 
lOµm 
w Load 
20µm 
20µm 
20µm 
20µm 
Table 2-1: Inverter Widths and Lengths 
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L Load 
lOµm 
20µm 
20µm 
SOµm. 
./ 
'· • 
" 
For each five probe inverter 
' 
pads included , VDD are • 
' 
vss VGG Vin and • Vout , ,. The active loads these on 
inverters are driven through a separate pad 
' 
VGG , to enable 
them to be used as either linear or saturated loads • A 
metal gate inverter array is shown in Figure 2 14 • 
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These inverters are included for static measurements. 
Although t.he static characteristics of an NMOS inverter 
have been well documented, certain effects for thin film 
structures are not well understood such as the effect of 
having no substrate bias and therefore no body effect. 
These circuits will be useful for investigating these 
effects and how they influence circuit performance 
An array of CMOS inverters is also included on the 
mask along with an array of CMOS nand gates. Each array 
consists of four circuits, two with 
two with lOµm gate l~ngths. For 
widths are included for the drivers, 
Sµm gate lengths 
each gate length, 
SOµm and lOOµm. 
and 
two 
In 
the inverters, the PMOS load transistors are two and a half 
times the size of the NMOS drivers to account for the 
difference in hole and electron mobilities. This width 
differential is slightly less for the nand gates since the 
NMOS stack reduces the effective pulldown width by two. An 
example of a CMOS nand array is shown in Figure 2-15. 
2.4.3.2 Pixel Test Structures 
A circuit drawn to mimic a TFT driving a pixel on an 
active matrix display is shown in Figure 2-16. It simply 
consists of a MOSFET with it's drain connected to a SOOµm x 
SOOµm capacitor. This structure is intended to be used to 
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Figure 2-16: Pixel Test Structure 
do dynamic studies on a pixel like structure. First, a 
pulse is applied to the gate while a voltage is held at the 
source and the top plate of the capacitor is grounded. 
This should charge the capacitor to the source voltage if a 
large enough gate voltage is applied. Measurements can now 
be taken to determine the charging time of the pixel. Both 
the gate and source potentials can then be dropped to 
ground and the drain voltage monitored. If the MOSFET is 
now assumed to be. a resistor, its equivalent resistance 
can be calculated from the measured R C time constant of 
the falling drain voltage. T.he amount of time the 
capacitor can store charge with the transistor off can now 
41 
be determined. For MOSFET's with very high off resistance, 
the impedance of the measurement apparatus should be taken 
into account. Similarly, since the capacitor being driven 
will generally be on the order of hundreds of pf, the 
capacitance of the measurement apparatus should also be 
considered. 
2.4.3.3 A Novel Threshold Measurement Setup 
A novel circuit has been included on the mask which 
enables threshold voltage calculations for thin film 
transistors. This circuit takes advantage of the fact that 
TFT's are not subject to body voltage effects. The circuit 
consists of a stack of transistors with different (W/L) 
ratios whose gates and drains are shorted together thereby 
forcing saturation. With a voltage applied across the 
stack sufficient to induce a large drain to source voltage 
in all the transistors (i.e. Vd~, Vgs >> Vt) their currents 
·-: 
can be written as : 
Since the transistors are all connected in series, their 
drain currents are the same. Setting the equations equal, 
an expression for threshold voltage can be obtained in 
terms of their (W/L) ratios and the measured V_gs. The 
42 
resulting equation is given as : 
Vt - (a•Vgs2 - ~·Vgs1)/(~ - ~) 
where: a - /(W/L)2 and ~ - /{W/L)1 
This can be further manipulated to give : 
Now, by plottirig Vgs2 -vs- Vgs1 the slope gives the ratio 
of the beta of the two transistors while the threshold 
voltage can be extracted from the intercept. 
This structure is included for the polysilicon gate 
process only. Its layout is shown in Figure 2-17 with the 
(W/L) ratios of each of the transistors marked. For a 
metal gate process, the inverters can be hardwired to 
produce this structure by connecting the gate to the drain 
of both the driver and the load. 
2.4.3.4 A Differential Amplifier Layout 
A MOSFET source coupled pair with saturated loads is 
included in the layout. The intent is that this be us)d to 
~ 
investigate the characteristics of analog circuits made 
using thin film transistors. 
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To show how this circuit must be set up for testing, 
some background must be included. Consider the schematic 
diagram of a source coup.led pair shown in Figure 2 -18. 
+ 
Vin 
-
I 
WIL = G!t. 4 
WIL = 5 
l:SS 
-
-• 
+ 
Vout 
-
-------
Figure 2-18: A Source Coupled Pair with Active Loads 
To obtain amplification from this circuit, 'it 'must 
first be biased such that the drivers are in saturation. 
This is accomplished by the current source, ISS, and the DC 
value of the input voltage. While the DC component of the 
input is easily controlled, ISS is more difficult • since 
current sources are not readily available. Therefore, a 
source coupled current • mirror • is provided to drive the 
• pair. This is shown schematically in Figure 2-19 . 
A desired bias is obtained by injecting current into 
the saturated transistor stack. As evident from the 
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Figure 2-19: A MOSFET Current Mirror 
figure, Q3 forces a gate to source bias on Q4. If the 
drain voltage of Q4 is large enough to force saturation, 
then the current through Q4 will be identical to that of Q3 
neglecting finite output resistance effects. This current 
can then be used to drive the source coupled pair. 
Once a suitable bias is obtained, a differential 
voltage is applied across the input terminals to be 
amplified at the output. Since both the driver and load 
are saturated transistors, the gain of the amplifier • 1S 
just the ratio of their transconductances. 
Av - gm driver/ gm load 
Assuming a first order model, the transconductance can be 
written as [20] • • 
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Because the driver and load also have identical drain 
currents, the gain equation can now be reduced to : 
Av - /(W/L) driver/ J(W/L) load 
The gain is therefore just the square root of the driver to 
source beta ratio. For the layout, the driver dimensions 
are W-50 and L-10 while for the load W-10 and L~25. 
gives a theoretical gain of 3.53, or 11 dB. 
This 
On the layout, the output of the source coupled pair is 
driven into a source follower circuit. This was done to 
,. provide more drive capability. The probe pads for a thin 
film process can have a large capacitance associated with 
them if the wafer oxide is not very thick. ) With such a / 
small load transistor (W-lOµm L-2Sµm) not much drive 
capability is provided. If these were to drive the pads 
directly, the frequency response may drop dramatically. 
For this reason source followers are included as output 
drivers. 
The final layout for the differential amplifier • 1S 
given in Figure 2-20. 
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2.4.3.5 Ring Oscillators 
To test the dynamic characteristics of the logic 
circuits, ring oscillators are included on the mask. A 
,/ 
ring oscillator • 1. s simply a string of inverters whose 
output is connected to the input. If the string has an odd 
number of inverters, it is very unstable and tends to 
oscillate at a frequency which is directly related to the 
speed of the inverters. This makes it very useful • 1. n 
determining the speed of logic circuits. 
To get an expression for gate speed from the frequency 
of operation, assume N inverters are in a string where N is 
an odd number. If th~ input of the string is pulled low, 
then after N gate delays the output will be pulled high. 
If this output • lS then used to drive the input, after N 
more gate delays the output will be pulled low. The time 
from transition high to transition low now gives the delay 
for N inverters. If a continuous oscillation is observed, 
the delay time for each inverter can now be determined as 
• 
where: 
Td - ~ (1/f) (1/N) 
N - number of inverters in ring 
f - oscillation frequency 
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Ring oscillators are included on the mask for both the 
self-aligned process and the CMOS process. The NMOS 
oscillators have a string of 15 inverters while the CMOS 
have only 13. For the NMOS process, two oscillators were 
included with different beta ratios, 5 and 20. The pads 
supplied for this circuit are power, VDD, a load bias, VGG, 
and ground. Using identical reasoning as given for the 
inverters, VGG can be used to give saturated loads by 
shorting it to VDD or linear loads by raising it a 
threshold above VDD. Once power is supplied, the circuit 
should oscillate and the frequency can be monitored at the 
output pad. For the CMOS ring oscillator, simply supply 
VDD and ground and monitor the output. A sample NMOS ring 
oscillator layout is given in Figure 2-21. 
2.4.4 Alignment Marks 
The alignment markings included on the mask are drawn 
to allow maximum flexibility in process • sequencing. Each 
mask level can be aligned to any of the previous steps and, 
if desired, all levels can be aligned to the first mask . 
. The footprint after island definition leaves a legend 
of which alignment mark to use for any given mask level. 
This is included to the left of the appropriate alignment 
mark. For example, if you would like to align metal, mask 
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NMOS Ring Oscillator 
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4, to a contact window, mask 3, use the alignment marks to 
the right of the numbers "4-3" written in polysilicon on 
the wafer. Also, at the bottom of the alignment marks, a 
number is written in the footprint of that given level 
(i.e. 2 is written in gate material). If it is desired to 
,., 
align to any of the other previous levels, the number shows 
what the footprint of that level looks like. The mask can 
then be aligned to the footprint in the alignment marks 
matching that of the desired number. 
Figure 2-22 shows the sequence of footprints left after 
each fabrication step. The legend can be seen as well as 
' 
how each level leaves a number in it's unique footprint. 
Note that on the contact mask, the pattern defines where 
the mask is clear whereas for all other mask levels, the 
patterns define where the mask is opaque. 
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a) Footprint after 
island definition 
D II 
c) Alignment of contact mask 
to gate footprint 
b) Alignment of gate mask 
to island footprint 
A 
V 
d) Alignment of Metal mask 
to Contact footpll\lnt 
Figure 2-22: Sequence of 'Alignment Masks 
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Chapter 3: Fabrication and Teating of Poly1ilicon TFT's 
3.1 Fabrication 
,, 
Transistors were fabricated using both the metal gate 
and self-aligned gate process sequence. The starting 
substrates for both technologies was a <100> 5-10 O·cm p-
type silicon wafer. The fabrication steps for each 
technology are discussed below. The process sequence is 
also listed in more detail in Appendix A. 
3.1.1 Metal Gate Process 
Silicon dioxide was grown in a steam ambient at 850°C 
for 3 hours to obtain a thickness of lµm. An 100 r11n 
amorphous silicon film was deposited by decompositior1 of 
sllane ln an LPCVD reactor at 550°5, The deposltion rate 
was 2.4 nm/min as determined from prior calibration runs. 
A low temperature anneal (650°C for 72 h) was performed to 
recrystallize the film. Color change in the wafer was used 
to determine when crystallization was completed. Because 
the change took longer than expected, a second anneal was 
done (900°C l h) to complete crystallization. Following 
photolithography to mask the island regions, the 
polysilicon was etched in a plasma of SF6 (400W, 225 mtorr) 
,, 
,I 
to define the islands. The etching conditions were 
54 
determined through experimentation to find the optimal 
conditions for uniformity. Uniformity was approximated by 
measuring the time between when etching first started on a 
wafer to when the etch was complete. The islands were 
implanted with As to a dose of lxlolS atoms/cm2 using an 
energy of 40 KeV and a current of - 12 µA through a mask 
of photoresist. This low current implant was used in an 
attempt to limit damage of photoresist during implantation 
and thereby simplify the post-implantation removal. After 
implantation, a wet photoresist strip was not able to 
remove the implanted photoresist on a test wafer. The 
photoresist had to be removed in an oxygen plasma and 
subsequently in a wet photoresist strip. It is interesting 
to note that when a wet strip is used first, incomplet.e 
removal results even if an oxygen plasma etch follows. 
Implant activation was achieved at the same time the gate 
oxide was grown, in a steam ambient at 850°C for 35 
minutes. The oxide was then annealed • 1n a nitrogen ambient 
at 850°C for an additional 25 miunutes. Using 
ellipsometry, the resulting oxide thickness was measured on 
a test wafer of polysilicon to be 
-
67.5nm + 
-
2.5 nm. 
Following photolithography, the contact windows were etched 
in a buffered HF solution. Aluminum was then evaporated on 
to a thickness of 50nm. This is an .order of magnitude less 
than desired although contact to the transistors was 
I 
successful. Evaporation was chosen over sputtering to 
• 
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'ko prevent the .gate oxide f.rom being damaged. On one wafer, 
aluminum was sputtered to a thickness of 700nm to provide 
better contact for testing non-MOSFET structures. 
3.1.2 Self-Aligned Gate Process 
The starting wafer had 100nm of oxide with 150nm of 
.., 
lightly boron doped polysilicon on top. The islands were 
etched in a plasma of SF6 under the conditions described 
above. The gate dielectric was grown under two conditions. 
Half of the wafers had - 75nm of silicon dioxide grown in a 
steam ambient at 800°C for 1 hour. Approximately 75nm more 
was grown in a dry 02 ambient at 1100°C for 25 minutes. 
The other half of the wafers had - 100nm of oxide grown at 
1100°C in a dry Oz ambient for 35 minutes. The final oxides 
were measured on a dummy wafer to be 110nm for dry only and 
150nm for wet plus dry oxidation. Gate polysilicon was 
deposited in an LPCVD reactor at 625°C. A plasma etch of 
polysilicon followed to define the gate region using 
photoresist as a mask. The gate oxide was etched in a 
buffered HF solution until the back of the wafer became 
hydrophobic. Extra time was alloted to ensure complete 
removal of the oxide. This resulted in the oxide between 
the islands being etched all the way down to the original 
wafer. POCl3 was used to dope the source and drain regions 
as well as the polysilicon gate. It was deposited at 900°C 
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for 20 • min. and s·ubsequently driven • 1n at 900°C for 30 
minutes. The film was then removed in a 10% HF solution 
until the back of the wafer became hydrophobic. Field 
oxide was grown to a thickness of 65nm • 1n a steam ambient 
at 850°C for 35 minutes. The resulting oxide on the single 
crystal substrate was calibrated using a dummy wafer to be 
-
40nm. Contact windows we re etched • 1n a buffered HF 
solution and metal was evaporated to a thickness of 250nm. 
3.2 Testing and Results 
3.2.1 Metal Gate MOSFET Characterization 
3.2.1.1 Threshold and Mobility Measurements 
Threshold and mobility measurements were made using the 
Id -vs- Vgs method. For this method, the gate and drain 
are shorted to force saturation (assuming Vt > 0). 
first order approximation, it can now be written : 
T.o a 
From a linear extrapolation of the )Id -vs- Vgs plot, the 
threshold voltage is given by the intercept· and the 
effective channel mobility, µn, can be calculated from the 
slope. An example of this is given in Figure 3-1. 
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Figure 3-1: /Id -vs- Vgs Plot for µn and Vt Extrac~ion 
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The threshold voltage can be de te rmi ned directly from 
this graph as 9. 77 V. 
information must be known. 
To calculate mobility more 
From the previous equation, the 
mobility, can be written as : 
µn - 2·(6/Id/6Vgs)2/(Cox·W/L) 
For this transistor W-lOOµm, L-lOµm and the oxide thickness 
is 650 angstroms. This gives a mobility of 2.14 cm2/V·s. 
Another method to measure threshold and mobility .. 1. s 
done with the drain voltage being held 
,. 
at a very 
constant voltage while the gate vo 1 tage • 1s swept. 
small 
This 
keeps the transistor in the linear region during the 
measurement. The saturated method previously described was 
chosen for two reasons. First of all, in both digital and 
display applications the devices are normally operated in 
the saturation region. Therefore, the saturation mobility 
• gives more accurate information on the device 
characteristics in real applications. 
Secondly, for the linear method the measured threshold and 
mobility depend on the drain voltage used. 
this dependance the saturated method was used. 
To eliminate 
A problem foreseen for the saturated method is that it 
may stress the devices and alter their characteristics. To 
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lo 
ensure this was not the case, measurements were repeated 
two to three times on the same device. 
change in device characteristics was evident. 
The saturated method I was used across 
No noticeable 
the wafer to 
evaluate process uniformity. All measurements were done on 
transistors with a size identical to the one above. The 
gate voltage was swept from OV to 20V while the linear 
extrapolation was done through points at 16V to 20V. The 
measured mobilities and thresholds are given in Table 3-1. 
Only two out of the 18 transistors tested gave no results 
which gives a predicted yield of 89% 
• This shows 
conclusively that the process is uniform across the wafer 
and the yield is high. 
Min. 
Max. 
Mean 
a 
(cm2/V·s) 
2.0 
2.5 
2.24 
0.074 
~ 
(Volts) 
9.8 
11.5 
10.8 
0.4 
Table 3-1: Measured Threshold and Mobilities for Metal 
Gate TFT's 
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3.2.1.2~Dopant Lateral Diffuaion Calculation• 
The lateral diffusion of dopant& under the channel can 
also be calculated from the slope of the Jid -vs- Vgs plot 
of two different sized transistors. This is done using a 
perturbation analysis. Assume that the true channel length 
is the drawn channel length, Ld, minus a small perturbation 
due to dopant diffusion from each side, 2·6L. 
the /Id -vs-Vgs plot is now given by: 
The slope of 
6)Id/6Vgs - J[~·µn·Cox·W/(Ld-2·6L)] 
If the slope is calculated for two transistors with 
identical widths but different lengths, 6L can be solved 
for as: 
This 
&L - ~·(a·Ldl - P·Ld2)/(a - P) 
where: a - (6/Id/6Vgs)2 for transistor 1 
p - (6/Id/6Vgs)2 for transistor 2 
calculation was performed to determine the 
diffusion length for the fabrication used. Transistor 
widths of lOOµm were used with lengths of 5, 10 and 20µm. 
The resulting diffusion lengths ranged from 1.7µm to 3.6µm 
for a 60 min. anneal at sso·c. 
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3.2.1.3 On/Off Current Ratio Measurements 
• 
... 
I 
As previously stated,· the on/off current ratio is of 
prime importance for the operation of polysilicon thin film 
transistors in display applications. To measure this, a 
plot of log(Id) -vs- Vgs is made with Vds.held constant at 
lV. Both the on current and the off current can then be 
read directly from the graph. An example of this is shown 
in Figure 3-2 . From ehis plot, it can be seen that the on 
current is on the order of µ,A while the off current is 
ten's of pA. This gives an on/off current ratio of five 
orders of magnitude. 
--------------· -------------
lE-05 
ISS 
<A ) 
VG 
Vds - lV 
I 
0 
4.000/div 
.. 
I 
( V) 20.00 
Figure 3-2: Id -v•- Vg• Plot for On/Off Current Ratio 
Mea1urement 
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3.2.l.4 Id -v•- Vda Family of Curves 
The final MOSFET data taken was to generate a ·family of 
curves showing the Id -vs- Vds characteristics for the 
transistors fabricated. The gate voltage was stepped from 
8V to 16V in 2V increments while the drain voltage was 
swept from Oto 20V. The resulting plot is given in Figure 
3-3. 
From the saturation region of both the Vgs~12v and 
Vgs-16V curves, a line was extrapolated to determine the 
SPICE parameter LAMBDA of the transistor. LAMBDA is the 
reciprocal of the intercept of this line with the Vgs axis. 
From the graph this was measured as 0.017 (1/V) for 
Vgs-12V while it is 0.021 (1/V) for Vgs-16V. These seem 
reasonable when compared to the 1988 MOSIS 2µm SPICE 
parameters which give LAMBDA as 0.016 (1/V) 
f 
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Figure 3-3: Id -vs- Vds Family of Curves 
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3.2.2 Self-Aligned Gate Results 
No measurements were able to be made for the .. 
polysilicon self-aligneQ. gate fabrication. For all test 
structures, the pad contacts were shorted together. It is 
speculated that this is due to the oxide under the pads 
being too thin (- 40nm, see fabrication section). When the 
pads are probed, mechanical breakdown of the oxide occurs 
and shorts the pad to the silicon substrate. For future 
processes, either the field oxide should be grown thicker 
or a thick dielectric deposited. 
3.2.3 Sheet Resistance Measurements 
Sheet resistance was measured using both the four point 
probe structure as well as the van der Pauw orthogonal 
pinwheel resistor for the doped regions only. The 
resistivity of the undoped channel region was too high to 
measure using either structure. For the doped regions, 
results from the four point probe structure are consistent 
across the wafer and in the range expected. On the other 
hand, the van der Pauw resistor gave poor results that were 
unreproducable across the wafer. 
Ui:ting the method described in Section 2.4.1.1, sheet 
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resistance was measured. using four point probe "S,tructure. 
The current injected was in the range of± 0.4mA. From the 
slope of a plot of this current versus the voltage measured 
at the taps, a resistance was extracted. As previously 
developed, this resistance is three times the sheet 
resistance. The extracted sheet resistance ranged from 
4.7KO/D to 5.9KO/D across the wafer with an average of 
5.07KO/D. 
As discussed in Section, the as-deposited polysilicon 
film thickness was 100nm. With 65nm of oxide grown on top, 
-70nm of polysilicon is left as the resistor thickness. 
The sheet resistivity is therefore - 3.Se-2. O·cm. This 
compares favorably with data reported by Seto [21] which 
gives a theoretical dopant level of approximately lel9 
atoms/cm3 for a resistivity of 3e-2 O·cm. With the dosage 
given, the dopant level in the film should be approximately 
le20 atoms/cm3. There are many possible explanations for 
these discrepancies. First of all, our dopant level is 
approximated and doesn't take into account loss of dopant 
due to out diffusion and incorporation into the oxide. The 
final dopant level will therefore be slightly less than 
theoretically predicted. Secondly, Seto's own measured 
resistivities are also slightly higher than his predicted 
values. Furthermore, the resistivity of polysilicon 
depends not only on the dopant level, but also on the 
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deposition and anneiling condit
ions. 
therefore to be expected. 
These variations are ) 
/ 
3.2.4 Contact Resistance Measurem
ents 
The resistance of individual 
contacts was measured 
using each of the three struct
ures provided. 
results are presented and discu
ssed below. 
The measured 
On the multi-tapped resistor s
tructure resistance was 
measured by taking the inverse
 slope of an I-V plot for 
resistor lengths of 50, 100, 15
0, 200, and 250µm. A least 
squares fit method was then use
d to find a linear equation 
of resistance versus resist
or length. The contact 
resistance • lS then one hal
f of the resistance 
• axis 
intercept. The measurements ra
nged from a low of 1190 to a 
high of 443.50 with an average of
 2730. 
The cross bridge Kelvin resis
tor structures of both 
Proctor and Linholm as w
ell as Cohen allow direct
 
measurement of contact resista
nce. For Cohen's resistor, 
the measurements ranged from 333
0 to 8290 with an average 
of 6320. Data taken using the r
esistor proposed by Proctor 
and Linholm was even higher tha
n this ranging from l.7KO to 
2.4KO with an average of 1.8KO. 
' 
l...t 
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To allow for a comparison of these results across 
structures, the data must be normalized. To accomplish 
this, the measured resistance is multiplied by the contact 
area. This defines a contact resistivity with actual 
contact resistance being proportional to the resistivity 
divided by the contact area. From the previous results, 
the contact resistivity measured for each structure is 
tabulated in Table 3-2. 
Multi-Tapped Kelvin Resistor 
Resistor of Proctor et al, 
l.365E-3 O·cm2 3.95E-3 O·cm2 
Kelvin Resistor 
of S. Cohen 
l.125E-2 O·cm2 
Table 3-2: Measured Contact Resistivities 
As evident from Table 3-2, the measured resistivity is 
not uniform across structures. There are many explanations 
for this. First of all, contact resistance is heavily 
dependant on the contact geometry with contact width having 
a much greater effect than contact length [22,23]. Width 
is defined as the direction perpendicular to current flow. 
Therefore, a wide contact will exhibit a smaller 
resistivity than a long contact with the same area. This 
• is confirmed by our measurements since the multi- tapped 
resistor has a wide contact while'the Kelvin resistors have 
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square contacts. Secondly, it has been presented that 
cross bridge Kelvin resistors overestimate the actual 
contact resistivity [22] and give especially poor results 
for contact to materials with large sheet resistance [24). 
With our measured sheet resistance of SKO/D, 
therefore expect poor results from these structures. 
we can 
Another problem with the Kelvin resistors is that they 
exhibited non-linear characteristics at the origin of the 
I-V plot. The resistivities reported are therefore 
approximations in the linear regions of the plot. In 
general, sintering of the contacts decreases contact 
resistance and yields more uniform results. If this is 
done, however, 
longer be made. 
a comparison between structures can no 
The reason is that sintering causes heavy 
pitting in contacts to pure Al which has been used for this 
process. This pitting leads to an increase in the 
effective area of the contact and makes the actual contact 
area unknown [25,26]. Because this area increase is 
geometry dependant, sintering would prevent a comparison 
from being made between structures. 
From this discussion, it is evident that the cross 
bridge Kelvin resistors may have given inaccurate results 
for the process used. To check the accuracy of the multi-
tapped resistor values, sheet resistance was calculated 
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using these best fit equations. This is done by 
multiplying the slope of the R -vs- L equation by the width 
of the resistor, 70µm. Calculating sheet resistance in 
this manner leads to results comparable to the four point 
probe results. Values ranged from 4~5KO/D to 5.lKO/D with 
an average of 4.74KO/D 
• For evaluation of sheet resistance on the devices 
measured the multi-tapped resistor structure is 
recommended. First of all, the measurements from this 
structure gave a very linear plot as opposed to the non-
linearities found for the Kelvin resistors. Secondly, the 
contact geometries for the multi-tapped resistor most 
resemble the actual contacts to the devices tested. 
Finally, accuracy of the measurements can be tested by 
computing sheet resistance from the resistance versus 
length plot. 
• 
• To determine the effect sintering has on contact 
resistivity for the structures tested, the wafer was 
t 
annealed at 450°C for~ hr in the presence of forming gas. 
This prevents a resistivity value from being calculated as 
previously discussed, but still gives a feel for the order 
of magnitude of change in the contact resistivity. It is 
therefore useful to investigate. Using the multi-tapped 
resistor, the contact resistance was measured 
,, .. 
as 
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approximately 660. The. resistance of a SOµm x lOµm contact 
was therefore reduced by a factor of 4 due to sintering. 
3.2.5 Pixel Test Structure Measurements 
As previously 
test structure is 
bottom plate of 
polysilicon. For 
discussed in section 2.4.3.2, 
a MOSFET driving a capacitor 
the capacitor being made 
the pixel 
with the 
of doped 
the process previously discussed, the 
sheet resistance of this material was determined as 5 KO/D. 
The effect of such a high sheet resistance is that the 
bottom plate of the capacitor becomes a distributed R·C 
line. In real applications, this would not be the case. 
Capacitors on an active matrix display are generally made 
of materials having much lower sheet resistances. 
Therefore, results from this structure for the process 
described would in no way reflect the expected results in 
actual applications. For this reason, measurements were 
not made using this structure. For future evaluations, it 
is suggested that the resistivity of the polysilicon be 
decreased. 
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3.2.6 Metal Gate Inverter Measurements and Simulations 
3.2.6.1 Inverter Transfer Characteristics 
Transfer characteristics were measured for inverters 
with each of the four beta ratios. The power supply, VDD, 
was set at 20V while the load supply, VGG, was 30V for the 
measurements. Figure 3-4 shows typical voltage transfer 
characteristics for these • inverters while Table 3-3 
presents the data extracted from the measurements. In this 
table, the input high and input low voltages, Vih and Vil• 
are defined as the input voltages where the inverter gain 
equals 1. On the other hand, the output high and output 
low voltages, V0 h and V0 1, are the output voltages when the 
inputs are at the power supply rails, 20V and OV. 
max." denotes the maximum gain of the inverter. 
Av max. 
5 
4.0 
9.2 
6.5 
1.1 
Beta Ratio 
10 
3.2 
11.7 
1.8 
19.7 
1.9 
20 
3.2 
10.5 
1.1 
19.9 
2.2 
50 
1.9 
9.5 
0.4 
19.7 
3.2 
Table 3-3: Inverter Characteristics for Various Beta 
Ratios 
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Figure 3-4: Metal Gate Inverter Transfer Characteristic 
for Various Beta Ratios, KR 
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3.2.6.2 SPICE simulations using Extracted Parameters 
Simulations were performed on the inverters using a 
SPICE level 1 model using extracted parameters for SPICE 
parameters, Vt - 10.SV, t 0 x - 66.5 nm, µn - 2.4 cm2/V•s, 
and transistor widths and lengths as drawn. The simulated 
transfer characteristics are plotted along with measured 
characteristics in Figure 3-5. 
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~ 
(/) 
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-0 
610.00 
-+-' 
::J 
0 
> 
5.00 
0.00 
0.00 
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\ \ \ 
\\ \ \. 
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\\ \ \ 
\ \ \ . 
\ \ \ \ \ \\ ., 
\\ ~ 
\\ \ 
\ 
" 
5.00 10.00 15.00 20.00 
Vin (Volts) 
Figure 3-5: Comparison of Simulated Inverter Voltage 
Transfer Characteristics us.ing Extracted 
Parameters with Measured Characteristics 
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Comparing these characteristics, it is obvious that the 
simulation and measured values do not agree. One possible 
reason for this is the large subthreshold current of these 
devices. This may cause the inverter to start lowering the 
output voltage while 
threshold. 
the input is still well below 
To achieve better simulation results, an attempt was 
made to define an "effective threshold voltage" and an 
"effective beta ratio" for each • inverter. This was done 
using the novel threshold measurement circuit described in 
section 2.4.3.3. Empirical values to be used for threshold 
voltage and beta ratio are extracted from inverter by 
shorting the drain to the gate of both the driver and load 
and making a plot of the driver Vgs (Vgs2) versus the load 
Vgs (Vgsl). The equation derived • 1n section 2.4.3.3 
relating these two quantities is repeated below with the 
beta ratio of the inverter, KR, now used as a parameter. 
1 
Vgs2 - (l/JKR)•Vgs1 + Vt•[l - (1//KR)] 
Extrapolating a line in the linear region of the plot, 
the slope • gives the reciprocal of the square root of the 
"effective beta ratio" while the "effective threshold 
voltage" is given by they-intercept divided by (1-slope). 
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Figure. 3-6 gives a typical plot of Vgs2 -vs- Vgsl for 
an inverter with a beta ratio of 5. As theory predicts, 
the graph • lS linear. However, The parameters extracted 
from graph are different from those previously 
reported. The inverter used to obtain Figure 3-6 had a 
beta ratio of 5 while from the slope an "effective beta 
ratio" of 3 is obtained. Using the slope to extract the 
''effective threshold'', Vt is measured as 3.SV. This 
differs dramatically from the 10.SV threshold voltage 
previously measured. 
This method was used to extract values of threshold 
voltage and ''effective beta ratios'' for each size inverter. 
The results are given in Table 3-4. 
Measured KR Measured Vt 
D· 
r 5 3.0 3.25 
a 
w 10 6.25 2.34 
n 
20 10.2 2.98 
K 
R so 13.8 1.72 
Table 3-4: Threshold Voltage and Beta Ratio Measurements 
for Different Drawn Beta Ratios 
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Figure 3-6: Novel Threshold Measurement Plot 
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Using the threshold voltages from Table 3-4 as a SPICE 
parameter and altering the width and length of the load to 
give the extracted beta ratio, a new set of simulations 
were performed. Figure 3-7 shows a graph of simulated 
results plotted along with the measured results. As 
evident from the graph, a closer agreement with measured 
data was achieved when "effective parameters" are used in 
the SPICE models. Table 3-5 summarizes the data extracted 
from the measured and simulated results. 
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Figure 3-7: Comparison of Simulated Voltage Transfer 
Characteristics using "Effective Parameters" 
with Measured Characteristics 
• 
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V11 
Vih 
Vol 
Voh 
Av Max. 
Vil 
V1h 
Vol 
Voh 
Av Max. 
Vil 
vih 
Vol 
Voh 
Av Max. 
Vil 
Vih 
Vol 
Voh 
Av Max. 
Measured 
Parameters 
4.8 
14.7 
4.1 
19.6 
1.2 
Measured 
Parameters 
3.2 
11.7 
1.8 
19.7 
1.9 
Measured 
Parameters 
3.2 
10.5 
1.1 
19.9 
2.3 
Measured 
Parameters 
1.9 
·9. 5 
0.4 
19.7 
3.2 
KR - 5 
Simulated w/ 
Extracted 
f1rameters 
10.5 
17.3 
3.3 
19.5 
2.3 
KR - 10 
Simulated w/ 
Extracted 
Parameters 
10.5 
15. 8. 
1.8 
19.5 
3.2 
KR - 20 
Simulated w/ 
Extracted 
Parameters 
10.5 
14.7 
0.9 
9.5 
4.6 
KR - 50 
Simulated w/ 
Extracted 
Parameters 
10.5 
14.3 
0.8 
19.5 
5.1 
Simulated w/ 
Effective 
Parameters 
5.7 
13.4 
5.0 
20.0 
1.6 
Simulated w/ 
Effective 
Parameters 
3.6 
10.8 
2.8 
20.0 
2.3 
Simulated w/ 
Effective 
Parameters 
3.7 
10.1 
1.8 
20.0 
3.0 
Simulated w/ 
Effective 
Parameters 
1.35 
8.8 
1.3 
20.0 
3.4 
Table 3-5: Comparison of Measured Inverter 
Characteristics with Simulated Results 
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From this comparison, a few interesting results are 
r· 
observed. First of all_, the measured output high voltage 
is a threshold below VGG as theory predicts. However, at 
small input voltages the output voltage rises to VDD. This 
phenomenon cannot be explained with existing theory. The 
output low voltage, which is primarily controlled by the 
beta ratio, also agrees best with the simulations using as 
drawn transistor sizes. However, when the input voltage is 
between the supply rails the simulation using the effective 
parameters agrees much better. The driver starts to turn 
on and pull the output low when the input is well below the 
threshold voltage. This has been modeled by defining an 
"effective threshold" which is less than the extracted 
threshold. Possibly because the driver • 1S • 1n the 
subthreshold region, the gain of the transistor is also 
lower than theory would predict. This has been modeled by 
lowering the beta ratio of the transistor and defining an 
"effective beta ratio". 
In conclusion, the inverter follows theoretical 
predictions when the driver is either on hard or completely 
off. In real applications the input is rarely at the 
supply rails, but lies somewhere in between. For realistic 
input voltages between GND and VDD, theory does not agree 
C, 
with the measured results. This may be due ·to la~ge 
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subthreshold currents in our devices. To account for this 
we have presented a measurement technique from which an 
"effective threshold'' and an "effective beta ratio" may be 
extracted. A lower threshold models the early turn on of 
the device in the subthreshold region, while a lowered beta 
ratio models the lower gain observed in this region. Using 
these values for the simulation parameters, a much better 
agreement with measured results was obtained. 
3.3 SPICE Simulation Results for Dynamic Circuits 
SPICE simulations have been performed for both the NMOS 
' 
ring oscillators and the differential amplifier. A level 1 
model was used with parameters as extracted from the metal 
gate MOSFET measurement (i.e. Vt-10.SV, J.'n-2.4 cm2/V·s). 
The results of these simulations are given below. 
3.3.1 Ring Oscillator Simulations 
Both of the NMOS ring oscillators included on the mask 
were simulated using SPICE. In addition to the parameters 
extracted, simulations were performed with values of 
mobility and threshold voltage expected after hydrogenation 
of the transistors. These values are Vt - 3V and J.'n - 30 
cm2/V·s. For each simulation, VDD - 20V and VGG - 30V. 
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A• previou•ly developed, the 1peed of· the inverters in 
the oscillator can · be calculated •• one half the 
oac1llat1.on period divl.ded t,y tt1e nurnber of 1nv,1rtcrs in 
the Htrl.r1g. Th e s 1 rn ti l 11 t: o cl Jl ,, r f o r m a r1 c ,, 1 s t a b u l 11 t e d f o r 
eact1 of the beta ratios and parameters in Table 3-6. A 
typical waveform using the extracted parameter• and a beta 
ratio of 5 11 ahown in Figure 3-8. 
It is expected that the lower beta ratio oscillator (KR 
- 5) will be faster due to the lower load resistance. Post 
hydrogenation values of threshold and rnob1llty are also 
expected to improve performance. 
the 11mulatlons. 
KR - 5 
KR - 20 
Extra~ted f1r1metor1 
0.4 µ• 
0.93 µ1 
Thia 11 confirm6d from 
P o I t 11 y d r o g e n a t 1 o r1 
E X u ~ ~ t. (1 <! 1' " [ !llll f1 t (~ t" ~ 
.. ft:cw; " . ' ~~ -... ·"' (, ~~
7. 3 n2 
18.9 n1 
Table 3-6: Simulated Delay of Poly•ilicon TFT Inverters 
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Figure 3-8: Simulated Ring Oscillator Waveform for KR - 5 
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3.3.2 Differential Amplifier Simulations 
SPICE simulations of the differential amplifier were 
first done by modeling only thresqold and mobility. This 
verified the expected results previously derived in section 
2.4.3.4 with a • gain of approximately 11 dB as shown • 1n 
Figure 3-9. The threshold and mobility for this simulation 
was that extracted from device measurements, specifically 
The supply voltage used was 
80V while the DC offset at the input was set at 40V. 20 µA 
• was injected 
point. 
into the current mirror to obtain a proper 
bias The bias point obtained • is shown • 1n 
schematic diagram of Figure 3-10. 
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= ee,.J 
WL = 0.4 
Vout + = 33.SV 
= 33,5V 
40V I WL = 5 
+ 
Vin 
-
-
-
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Figure 3-10: Bias Point for Differential Amplifier 
Simulation 
Simulations of the differential amplifier were then 
done including the second order effects such as drain and 
source resistances and lateral diffusions. The drain and 
source resistances were approximated at about 
D 
resistance or 2.SKO while lateral diffusion was set at 2.5 
µm. The lateral diffusion was determined to have a major 
effect on the amplifier • 
• gain since it increased the beta 
ratio. The Bode plot now obtained is given below in Figure 
3-11. 
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Figure 3-11: Differential Gain including Extracted 
Lateral Diffusion and Source/Drain Resistance 
A third simulation was performed to determine the 
effects of hydrogenation on amplifier characteristics. 
Mobility was increased to 30 cm2/V·s while the threshold 
voltage was kept the same so that the bias point would 
remain consistent between simulations. The resulting Bode 
plot is given in Figure 3-12. As evident from the plot, 
increasing mobility • increases the cutoff frequency as 
\ 
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expected. From Figure the cutoff frequency • lS 
approximately 2 MHz prior to hydrogenation, while after 
hydrogenation it increases to approximately 9 MHz. 
a 7 MHz increase in~bandwidth due to hydrogenation. 
This is 
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Figure 3-12: Post Hydrogenation Simulated Differential Gain 
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Chapter 4: Conclusions 
4.1 Summary of Results 
A mask has been designed for the fabrication of thin 
film transistors. It includes structures for process 
characterization, device characterization, and circuit 
performance evaluation all on the same die. This allows 
for almost complete characterization of a process and it's 
applications at a single test station using a single wafer. 
The layers on the mask set were made generic enough to 
support multiple processes. Specifically, the mask set 
enables the fabrication of metal gate transistors, self-
aligned transistors as well as a CMOS process. 
Process test structures on the mask include sheet 
resistance test structures, contact resistance test 
structures and capacitors. These structures enable the 
characterization of the semiconducting thin film, contact 
resistance, and dielectric quality. All of these are 
important characteristics 
microelectronic process. 
for the evaluation of • a given 
They also provide a means for on 
wafer failure analysis if problems occur during testing. 
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Layouts for MOSF.ET.' s and Diodes were included for 
device characterization. Using the MOSFET's, circuits were 
designed to enable the evaluation of performance in real 
applications. For digital applications NMOS inverters as 
well as CMOS inverters and nand gates were designed. For 
analog applications, a differential amplifier was included. 
To enable evaluation of performance in 
applications, a pixel-like structure was added. 
display 
Finally, a 
novel circuit was included for threshold measurements which 
takes advantage of the absence of a body effect • 1n thin 
film tra·nsistors. 
Using the designed mask, metal gate transistors were 
fabricated in a thin film of polysilicon. Mobilities of 
these transistors were 
threshold voltage was 
measured as 
measured to be 
2.4 
10.SV. 
and 
resistance of the doped regions was determined to be 5 K0/0 
and contact resistance for a lOµm x SOµm contact was 
determined to be· approximately 2500. The high sheet 
resistance prevented the pixel structure from being tested 
by causing 
plate~ .. 
distributed R•C effects on the MOS capacitor 
NMOS inverter voltage transfer characteristics were 
measured and compared with results from SPICE simulations 
using extracted parameters. Little agreement was found 
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between the two characteristics. This· is th
ought to be due 
to the large subthreshold currents for p
olysilicon thin 
film transistors. To account for this, a no
vel threshold 
voltage structure was used to extract an
 ''effective 
threshold voltage" and an "effective beta 
ratio" for the 
inverter. Using these parameters in the SPIC
E model, good 
uaccuracy was obtained between experimenta
l and simulated 
characteristics. 
Self-aligned transistor fabrication was u
nsuccessful 
due to contact shorting through the su
bstrate. The 
postulated cause was that too thin an oxide 
was left in the 
single crystal substrate and mechanical bre
akdown occurred 
when probing the pads. This prevented many 
of our circuit 
structures from being tested since the m
ask set enables 
them to be fabricated using this process on
ly. 
To account for this, SPICE simulations we
re performed 
on the circuit structures using the de
vice parameters 
extracted for the metal gate process as w
ell as predicted 
post hydrogenation parameter values. T
he maximum NMOS 
inverter speeds were simulated to be O. 4µ,
s for extracted 
parameters and 7.3 ns for post hydrogenatio
n devices. The 
differential amplifier simulation predicted
 a gain of 13 
dB, higher than the 11 dB theoretical gain. This i
s due to 
the extensive lateral diffusion of dopant 
under the gate 
90 
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~hich changes the drawn dimensions and increases the beta 
ratio of the amplifier. A bandwidth of 2 MHz for extracted 
parameters was determined for the amplifier. Using the 
post hydrogenation predicted parameter values, the 
bandwidth was increased by 7 MHz. 
4.2 Suggestions for Further Work 
This mask provides an important tool for the further 
study of thin film processes and devices. Some possible 
areas for further investigation are suggested below. 
The evaluation of structures on the mask which appear 
only in the self-aligned process still need to be 
investigated. This includes the ring oscillators· and the 
differential amplifier. 
Further evaluation needs to be performed on the novel 
threshold voltage circuit to see how it's values compares 
to values extracted by the standard ways. It would also be 
interesting to see if this structure gives better values to 
be used in SPICE models for processes in which subthreshold 
current is not as excessive . 
• 
A CMOS process needs to be developed for po lys i 1 icon. 
91 
(> 
thin film transistors. The ability to tailor threshold 
voltages to desired levels for both PMOS and NMOS 
transistors must be investigated first. This mask set then 
provides a way. to fabricate both types of transistor on the 
same wafer and also evaluate the circuit performance of 
these transistors. 
Finally, for display applications a suitable material 
is still needed. Optimization of a low temperature process 
for polysilicon thin film transistors • lS a good place to 
start. 
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Appendix A: Fabrication Technology 
Devices tested were fabricated by the author in the 
Sherman Fairchild Center for Microelectronics at Lehigh 
University. The starting substrate was a <100> 5-10 O•cm 
p-type silicon wafer. The exact fabrication sequence • 1S 
listed below for both the metal gate transistors and the 
polysilicon self-aligned gate transistors. 
A.1 Metal Gate Fabrication Sequence 
1. RCA Wafer Clean 
• Organic Clean - 5:1:1 deionized H20 : H202 : NH40H 
- 5 min. boil at 75°C 
• Rinse in deionized H20 (5 times) 
• Inorganic Clean - 5:1:1 deionized H20: H202 : HCl 
- 5 min. boil at 65°C 
• Rinse in deionized H20 (5 times) 
• Spin dry, 3000 rpm, 3 min. 
2. Native Oxide Strip 
• Rinse in 10% HF solution until wafer becomes 
hydrophobic 
• Rinse in deionized H20 (5 times) 
• Spin dry, 3000 rpm, 3 min. 
3. Oxidation (grow lµm Si02 on substrate) 
• Wet oxidation - 1.5 lt/min N2 through 95°C water 
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• Temperature - 850°C, time - 3 h 
4. Deposition of Amorphous Silicon Film (a-Si) 
• RCA clean as in step #l 
• LPCVD deposition of - 100nm by decomposition of 
silane at 550°C 
• Pressure - 1 torr, flow - 201 of max. 
• Deposition Rate - 2.4 nm/min. 
5. Thermal Anneal to Crystallize Amorphous Film 
• 650°C for 72 h in N2 ambient 
• 900°C for 1 h in nitrogen ambient to complete 
crystallization 
6. Photolithography (mask #l, pattern polysilicon islands) 
• Dehydration bake - 120°C, 1.5 h 
• Vapor Prime - expose to HMDS/Xylenes vapor. in closed 
container for 1 min. 
• Wafer prime - spin on 1 dropper full of HMDS at 5000 
RPM for 40 sec. 
• Photoresist Spin On - Baker Positive Photoresist 21 
spin on at 5000 RPM for 40 sec. 
• Prebake - Temp. - 90 °C, time - 30 min. 
• Photoresist Exposure - UV light at 4µW/cm2 for 15sec. 
• Develop photoresist - 2:1 solution, deionized H20 : 
Baker positive photoresist developer, 1 min. 
• Rinse in deionized H20 (5 times) 
• Spin dry, 3000 rpm, 3 min. 
• Post bake - 120°C, 30 min. 
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7. Plasma Etch of Polysilicon 
• SF6 plasma, 225 mtorr, 400W, until wafer 
color change complete (- 2min.) 
. 
8. Photoresist Strip 
• lS·min. rinse in 2:1 solution, deionized H20 : Baker 
photoresist stripper 2000, 80°C 
• 5 min. rinse in fresh solution as above at room 
temperature 
' 
• Rinse in deionized water (5 times) 
• Spin dry, 3000 rpm, 3 min. 
9. RCA Wafer Clean (as in step #l) 
10. Photolithography (mask #2, define Channel Region) 
• as in step #6 
11. Arsenic Ion Implantation 
• Dose - lelS atoms/cm2, Energy - 40KeV, Current - lSµA 
12. Plasma Etch of Photoresist 
• 02 plasma, 225 mtorr, 200 W, - 33 sec. 
13. Photoresist Strip (as in step #8) 
14. RCA Wafer Clean (as in step #l) 
15. Native Oxide Etch (as in step #2) 
16. Gate Oxidation/Implant Anneal 
• Wet oxidation, 8S0°C, 35min. 
17. Oxide Anneal 
• 850°C, 25 min. in N2 ambient 
18. Photolithography (mask #3, define contact windows) 
• as in step #6 
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· 19. Oxide Etch 
• Wet etch in buffered HF (10:1 , 401 NH4F: HF) until 
back of wafer becomes hydrophobic, plus 30 sec. 
(- 2 min.) 
• Rinse in deionized H20 (5 times) 
• Spin dry, 3000 rpm, 3 min. 
20. Photoresist Strip (as in step #8) 
21. RCA Wafer Clean (as in step #l) 
22. Native Oxide Removal (as in step #2) 
23a. Aluminum Evaporation (50 nm) 
• Pump chamber down to 2 µtorr 
•. 
• Thermally evaporate Al in filament until evaporation 
complete (- 1 min.) 
• Let wafers cool 15 min. before venting chamber 
23b. Aluminum Sputtering 
• Pump chamber down to lµtorr with crystal calibration 
under target and no wafers in chamber 
• Start argon plasma and use crystal to calibrate 
deposition rate at desired pressure and power 
(100 mtorr at mechanical pump input and 0.4 A on 
current scale gives - 0.6 nm/s) 
• ·Place wafer in chamber with cover· over it 
• Start plasma using previously calibrated settings 
• Remove cover and sputter for desired amount of time 
( 12 min. to give - 500nm) 
• Let wafers cool for 15 min.· before venting chamber 
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24. Photolithography (mask #4, metal definition) 
• as in step 6 
25. Etch Aluminum 
• Rinse in Aluminum Etchant until Al visibly 
re·moved ( - 2min.) 
• Rinse in deionized H20 (5 times) 
• Spin dry, 3000 rpm, 3 min. 
26. Photoresist Strip (as in step #8) 
A.2 Polysilicon Self Aligned Gate Fabrication Sequence 
~ Many of the steps are identical to those of the metal 
gate process. Only those new to this process will be 
described in detail. 
1. RCA Wafer Clean 
2. Native Oxide Strip 
3. Oxidation (grow 100nm Si02 on substrate) 
• Wet oxidation - 1.5 lt/min N2 through 95°C water 
• Teperature - 8S0°C, time - 1 hr 
4. Deposition of Polycrystalline Silicon Film 
• RCA wafer clean 
• LPCVD deposition of -lSOnm a-.Si by decomposition of 
silane at 625°C 
5. Photolithography (mask #l, pattern polysilicon islands) 
100 
6. Plasma Etch of Polysilicon 
• as in step 7 of metal gate 
7. Photoresist Strip 
8. RCA Wafer Clean (as in step #l) 
9a. Gate Oxidation (a) 
• Wet oxidation, 8S0°C, 30 min 
• Dry oxidation, 1100°C, 25 min. 
• Final measured thickness, 140nm (dummy wafer) 
9b. Gate Oxidation (b) 
• Dry Oxidation, 1100°C, 35 • min. 
• Final measured thickness, 120nm (dummy wafer) 
10. Deposition of Gate Polysilicon (~ 500 nm) 
• LPCVD deposition by decomposition of disilane at 
625°C 
11. Photolithography (mask #2·, define Channel Region) 
12. Plasma Etch of Gate Polysilicon 
• as in step 7 of metal gate process 
13. Photoresist strip 
14. Wet Oxide Etch 
• as in step #17 of metal gate process 
15. RCA ~afer Clean 
16. POCl3 Deposition (dope source and drain w/ gate poly as 
a channel mask) 
• Deposition of POCl3 at 900°C for 20 min. 
• 30 min. drive in at 900°C 
• POCl3 removal in 10% HF rinse until back of wafer 
101 
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becomes hydrophobi.c 
17. RCA Wafer Clean (as in step #l) 
18. Native Oxide Etch (as in step #2) 
19. Field Oxidation , - 65nm 
• Wet oxidation, 850°C, 25min. 
20. Oxide Anneal 
• 850°C, 25min., in N2 ambient 
21. Photolithography (mask #3, define contact windows) 
• as in step #6 
22. Wet Oxide Etch in buffered HF 
23. Photoresist Strip 
24. RCA Wafer Clean 
25. Native Oxide Removal 
26. Aluminum Evaporation 
27. Photolithography (mask #4, metal definition) 
28. Etch Aluminum 
29. Photoresist Strip 
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Appendix B : Mask Set Layout 
103 
' 
' 
' 
·• 
--
-
... 
t 
I 
~~ 
~~ 
.... _ 
..... --
... _ 
LJH 
--- --
-- ----
..... 
--
---
EDillGH 
n.C'.IMIIII& 
5. IKILlTll 
. 
' 
... J 
.. 
.... 
-• 
-
.. 
-
.. 
--
-
-
. 
. 
. 
. 
. 
. 
' r 
. 
. 
. 
. 
. 
. 
I 
r 
.. . .. . .. - -
. 
. 
. : ~ . . . . . 
" II 
.. 
" 
" • 
~ 
~ 
~ 
8 
I"~ 
~ 
~ 
.. 
~ 
~t: 
!~ 
~ 
,~ ,., 
&.:1 .. ~ 
8 
. ' ~ 
~ 
. . 
" ... 
I 
• I 
5: 
~ 
,.13ic. 
M .. • • ~~
8 
"" ...
-.. II 
• 
~ 
Ef ii .: 
~ 
P.~ 
,., ~~ 
.. 
~ 
8 
,. . 
... 
'='" 
• • 
" ...
I J 
I 
-
.. 
. 
. 
. 
. 
. 
-
" l' 
" 
" .. 
. 
-· 
~ ... 
, 
r 
-
. . 
... ... ... 
~ 
-~ 
EEE 
... 
.. 
~ 
8 
"' ,., 
-~ 
" • 
8 
.... 
.... 
t" 
•• 
.. 
"' 
;;. 
~ 
~ 
~ 
~ 
" 
. 
r.t 
f.: 
t I J 
.. 
' r 
-. 
. 
. 
. 
. 
. 
. 
. 
·-
;.. 
" 
.. 
- -
B .. ... ~-~ . 
II ' 
... 
• 
I~ 9:t 
~ 
EEE 
..... 
... 
... ... 
tr Elf~ ~ 
C, E ~~ 
e T ~ ~ t' 
~S; 
~8; 
~ 
&13 
~ " B 
~~ ~ 
:rt.:: ~:~ 
' • I 
~ 
• 
.. 
... 
.... 
... 
t 
r 
., 
.. 
0 
' I 
r. 
it .. 
• -e-. I t l . 
-. 
::"' 
•• 
oetk'"".'9a.~-.. -...-io, 
:x:JCJC:rr JCTJCJCXE :r: r ~ 
a;~:a,.J£11ii5~ !i:liz&:b.~~a 
t»: re»: Ef-'lf »:1:s:~~ 
~~&.,i.__""1:e1t 
tJQr'_.._~...JCXY .... Y_~VJr 
i.Z'ilkl:.l:"as.: h- ~ 
~rie~=~=~I::~~:.~~~:~ 
~'I( X:X:X:X:X::X....'CJCJO; .... Y.JC)C )' 
~&a.;g;g:;g;.c;g;m 
tEE»:~:~:»:1:~:D':§D:1:ri:~:~ 
!2:Se2.2:222.22:~ 
:&&,;&&gl-~K:E:~ 
aec~e:1:1R:~D:D=~ 
f2'.Sf~~~~~ 
~ .... -ior..-£'JClr...-~ 
:xx;r; gg:lO,;,.Jll';,J[" ,c_g:x ;;- !;" ~ 
~~IES~~=~=~~=~ 
r2~r~222.R!2:~~ 
!'JCL,CCC-.L-.... -.::.i..--r&..~~ 
:.g:ta;;J:J:!:X::C1Q':~ 
~E~~~&55~~~e 
~Elf~~~ 
r,cg;;r;;,cJc rr..xx r r; r __ r__ ~ 
~~~
~£1BE1:1:1:~sc~:~ 
:.T...rnY~~--y...x;x_~,r_m 
~ ~ 
it&di~ ¥ 
i ~ 
~ :t. ~ 
~=trfff -~ 
... !' .. 
.a 
~ rf1 
e I 1 
• • I • 
Figure B-2: Mask #l - Island Definition 
105 
-
-
-
-
-.1 
.. 
·-·-
---· 
-I 
r ' 
I 
I r , 
• 
, 
r 
j 
C C U r C C 
t 
er,,,,, 
- - - -
- -
-
. - -
ri 
... ---
-
..... 
J 
I 
._ ... 
... .. 
- -
- -
- -
;J O C I 
I 
. - -
Id 
... 
.. 
-
-
• 
Id 
... 
- -
. I II II II 
·I I I 
t J t t on rnJ a C ~ I I 
. .. 
' ' 
i 
r 
I a 
• I 
Figure B-3: Mask #2 - Channel Region Definition 
106 
... _ti 
-
... 
-
-
-
--
--
,. 
-
-
-
.. 
·-
' 
-
' r 
• 
• • 
• 
• 
11 11 
• 
• 
• 
• :.11 
I • 
• I 
I :111 
• 
Dal 
DI 
•• g 
11' 
I 
I 
•• 
-
• 
• 
l 
r 
• • 
• 
• 
• 
• 
II•• 
• ••• 
• • II,., II 
••• 11111 II 
• • • 
D-
.. 
•• D 
•• I 
I 
- --- __. -. 
-·--·--·--• • • • 
11 • • • • a a 
• 
11 • 
• 
• 
• 
11 • 
• 
• 
• 
11 • -
• • • 
• • • 
-.---.--. 
·-- -- --
;J 
I 
-.. 
-
-• 
• 
• 
-
-• 
• 
• 
• 
• I 
I: 
·II 
• 
• 11 
i I 
• 
• I I 
• 
• I I 
• 
, 
r 
• ,, • ,. r ., , 
,.,.,. .. ,.,..,.,. 
.,,.,..,. rrrr 
,.,..,. rrrrr 
.,,.,,.,, .. ,,,,. 
,.,. ,. ,. ,. , ,. ,. 
,. ,. ,. ,.,. .. ,. ... 
r r r r r rr ,. 
...... ,, ....... 
II I 
•• 
• 
•• 
-
• 
• 
• 
11111 
• • 
• • 
11111 
• 
• 
• 
• • a • 
II-
-• • D 
•• 
• 
-
-
-
-• 
• 
• 
II• 
• 
ID• 
• 
I;• 
• 
11 • 
• 
• 
• 
• 
• 
-
-
• 
• 
e 
• 
• 
• 
-
-
Figure B-4: Mask #3 
•• •-~· " , " !" q - L i .. > 
•• • 
• • • 
• 
• 
11111 
I a 
I • 
11111 
• 
• 
• 
• 
• 8 D a 
• 
•II 
• 
• 
•II 
• 
. - -• 
- -
• • 
• • • 
• D 
• • 
- -• • 
- -
• I I 
• I I 
• 
i 
r 
•• • 
-• • 
-
• 
•• 
• 
• 
•• 
• 
• 
• 
• 
-
• 
• 
• 
• 
·11 
•• 
• 
• 
• • 1 • I 
. • 
• 
• 11 
• 
• 
• 
• 11 
• 
• 
• 11 
• 
• 
• 11 
• • 
• 
• 11 
• 11 
• 
' 
•• 
• 
-
·-
-
-
-
-
-
-
-
-
I I 
I I 
• 
1111 
• 
I I 11 
• 
1111 
• 
1111 
I I 
i 
/ 
• 
' 
t 
r 
I I 
I I 
-
-
-
-
t I 
11 11 
J 
I 
• 
I I 
-
. -• • 
- -
• -
-
• 
• 
'' 
.. 
•••• 
I 
1111 
• 
111 I 
• 
1111 
• 
1111 
• 
• I 
--
-
. 
-· 
.. 
_,_ 
-
-
Contact Window Definition 
107 
\ 
. .,, 
. 
~ 
0 
00 
•• 
• 
-· 
·-· 
•• 
--· 
--· 
-· 
i 
I 
I 
I 
I 
I 
I 
C Llt::; J 
·,·.•. ..... 
i 
lftt ti II tiff Ill t I 
I 
I 
I 
.... 
--~ "' "I C· ti II7'7ilUDI 
I ti 'Me\11111 • 
.~, . 
t. 
I 
~ . 
--""i'l1 
Ml:w»:if 
rr.&&r.1 ~
..., .... r.m 
~ IWW !:" I I ldftttt 
~ 
' 
I 
I 
• 
--
•e= 
• 
---
I 
--
---
--
---
--
---
--
. 
' • 
.......... 
~· ... ·. -~.·,·. 
I 
I .. . , . . .......... . . • .. 
-· ' 
•::•:•::.'-:\ 
;•· .·:.·.· . 
. ... . 
, ...... . I 
··' · .. .. : . -~ 
·-
--
.... 
I 
EH!GH 
:;::, .. ,., 
'" .. 
, 
fj·i;i·111li111111• 
..... 
... 
C, 
S. Vl~CllrTTt 
D 
•D 
•• 
-·-J------_..._. __ ...._ ___ .._ __ ~---..... --..... --.... ~~~--~-,.,_ ..... _._ ____ .._ ............... _...__~~.,---._----...... - ........ -:: .............. ____ _.._ .... ____ .... _J:t-----·--.... ~·-··------·~J:t---·--..... -----·--~· .... --J ... --' .... ~'-----·----~·~J'---·-·-~·._--.... ,._ 
' I .. • I • ' ' • 
-
.. 
~-
.._ . 
--
\ 
-
-
-
... 
• 
-
J 
I 
I 
r 
Fl 
t;.;J 
•••• 
. . . . 
•••• 
•••• 
. . . . 
. . . . 
. . . . 
.... 
. . . . 
D 
Fl ~ 
t. 
M 
r 
r-:":1 ~ 
m 
• ••• 
• ••• 
• ••• 
• ••• 
• ••• 
• ••• 
• ••• 
. ... 
• ••• 
J 
' 
Figure 
• ••• 
. ... 
• ••• 
• ••• 
• ••• 
• ••• 
• ••• 
• ••• 
- - - ... 
B-6 
m 
m 
• 
• 
J 
• ' r r 
• ••••••• 
• • • • • • • ••••••• 
• • • • • • • • •••••• 
... o·· ... 11. • • • • • • • • • 
• • • • • • • • • 
••••••• • •••••• 
• • . . • • • • • • • • • • 
• • • • • • • • •••••• 
m 
G 
• ••• 
•••• 
• • • Ill 
•••• 
• •• 'II 
•••• 
• •• 4 
•••• •••• 
I a a I I • ••• 
I. a I I ~ 
••• 4 
•••• 1 
•••• 
.... 
. . . . 
• • • • 
. . • • 
• • • • 
J 
I 
• 
NMOS Mask for 
109 
I j 
r r 
•• 
Dl:I 
• •••••• 
• •••••• 
• •••••• 
.. ·o·· ~   . . . 
-••••• 
• •••••• 
• ••••••• 
• •••••• 
···············
········-······
 
.... 
+tFMiili ii iii I 
,,,,,,,,,,, 
eaten ne C t t 
... 
Cl EJ a 
~ 
6' 
D ~ E3 
~ [) 
D 0 
.. 
D D 
(1 [;] 
ITI1 • ~ • 
e J 
' 
i 
CMOS Process 
' t --/. ' 
-
-
" 
-
0 Q ·· .. 
D 0 
-
-
-
.... 
J I • 
I .. 
Figure 
... 
C 
0 
D 
D 
D 
B-7: 
, 
• 
' 
[J 
n 
l:;) 
I 
r 
0 
D 
G] . 
~ 
Ill 
PMOS 
r.:,· 
u 
mask 
110 
C 
0 
C e 
• I 
for 
D 
0 
t j 
r r 
0 
or:a • 
' 
:,.,.,, ... : ~-' ... ~ ... ~<,··,··."·· .. :·. '·,.,>~··-.'·.'·>· ...... ~ -,: "•. 
:--,.~...- ·.:·, ....... ·.,, •. ,::-:·<··: ..... ,·<·..:, '·>."·· ' . '· '·, ......... .. 
, ...... ·,. '\, .... ·-.'··.~-->->-~ · ..... :· ... · .. .··."- :·.' 
'' .. ·,:·. ·· .... ~-. ~-'-:·,,:·. ·,. : ·.:·-.. , ....... •.: .. ··. . ' . 
. '->· · ...... ·,· ... '-~"\.:·- _ .... 
. ·,··.'·._·· .. ·· · .. ·,··\,.: •::..:. ·.'.·,: -.:,.. :·. ·.:-....:·,.: -.··. >: -.. ··. :· .: .: 
. ·-.>.'·: .>,. ·,\ •.: .;·-.:·-.• -< .... :·- ·. :· .. :,. ,:·<··.: .. ,·-. > >.: ........ . 
."··->-> ·.,· .. :·-->:·<: ....... ~---> ··-.:·-:·-:·,:· '•. >->:> ,:-, --~-.. · .... ·. < . t.._.. 
-.. ~ -~' -.:,:·-._·-~- ->-:·-:·-.: < -.:·. ·-.··. ·-.: '··-~ ~ ..... ........... ~: .. ·,. 
· .. _ .. :,. 
< ... :·, ,:, >-.·-:· _. ... '\ ·..:> :·-.:--: ·. ·. :,..: :<:··.:"".:·-."· .·• .. · .. ·• :· .. > ··. 
. ---::,;.. .. ~·.:-. . . ··. · .. ·-.:·->-:-.:·-.: ...... ·. ~ .:· .. ··.'<~-:-,.:·-> .. :,.·· .. :· 
. -> .· .. .'·--: ... ~ ..:<·-.: .:·. · ...... :' . •. · ..... ::-.::-:· ....... .- .. .-....... ·· .. 
.. :\:· ... : : ..: ··.:.-.:·-. .- .:· ....... -. '•, ~: :-.:-,.  .- .... : ...... <: •, ·. :· ··· ... ..: 
. ·-~<··. ·.. . .. .... ··,:-.:,.· .... · ... : . ··.:.,,.:, . ·> ....... ·.'··.::-.. >>-: ·. 
:·, ~- .:~--:· ....... : . ·.: <··. ·-:<·· ...... . .'·-.> .. :· -.:·. ·.:·-.:·-."· ··.··. 
·- .. :·- >-:· ... •. ·. >->~:·-> :-,-.-, · ... .- . .....,>>: ·.> ·-.: : .. 
.. · ... ·. ·. · .. . :, . . :··-~ -~·-. .-..... .-.-:· .... ·.:·-~--~·-.. :· -. .-· .. _ .. : 
•. · .... ,~---··. -. : ... . : ~ ... :·· ~: · .. ·-.. _ · .. :~·-:·.:·-.:· :· .:· .. .--. 
~-, ·, .. \'· •, ·-:·-. ...:· ... :--.;..:..·-.\:·< · .. ·. -. ·--~· :-.:·-.:· •. ·.:·-.:·. 
.... -... : .... ~.: •, ·. :· ~- ·>->->-:·->-> :· ·-. -.:--. .. .-., .. :·--> .. ··.:-.:·-.: 
· .... 
. •. 
. -.. 
·r.-
' 
··.:·-.>->. ,: .:-...:·-._ .. -.... ~,: .... : ..... · ... · ..... ·. ··<· .:· <· ........ · .. >-. • h wait 
D a 
-
' 
D .. 
1 ...: .... - ·--· ..i·· l 1·, ·> .. -3 ~f _..;..···-~\ 
' 
·~ .. 
' 
I ....;:  ... -.. ·-·~) I I ;· ::j 
' 
. 
t 
r.--. 
.• J 
I 
' 
CMOS Process 
·~.ie~ 
/~ 
l 
' 
Vita 
Scott David Vincelette was born on August 13, 1963 • 1n 
New Brunswick, New Jersey to Charles and Renette 
Vincelette. He graduated Summa Cum Laude from the 
University of Connecticut in May 1986 and was subsequently 
hired by Wang Laboratories. 
a patent pending for 
microprocessor design. 
While at Wang, he was named on 
innovations on a 
Since August 1987, 
proprietary 
Scott has ! 
attended Lehigh University in pursuit of a master's degree 
in electrical engineering. 
'\ \, 
111 
. 
. .> 
